
Post-Silicon Bug Diagnosis with Inconsistent Executions

Andrew DeOrio
Daya Shanker Khudia
Valeria Bertacco




University of Michigan

Impact of errors

- Functional bugs

\$475 M

17 Jan 1995	FDIV bug: Intel announces a pre-tax charge for re
----------------	--



HIT3 SEC CONF 2008
27th - 30th October 2008 **MALAYSIA**

Kris Kaspersky: Remote Code Execution Through Intel CPU Bugs

- Electrical failures



1024-bit RSA secret key
extracted in **100 hours**

- Transistor faults

\$1 B




Sandy Bridge Bug 2X Costly as
Pentium FDIV Bug

Post-silicon validation

Pre-Silicon



Post-Silicon



Product




Debug prototypes before shipment

- + Fast prototypes
- + High coverage
- + Test full system
- + Find deep bugs

- Poor observability
- Slow off-chip transfer
- Noisy
- Intermittent bugs

Post-silicon bugs

- Intermittent post-silicon bugs are challenging
 - A same test does not expose the bug in every run
 - Each run exhibits different behaviors
- **Our goal: locate intermittent bugs**




Post-silicon debugging


- **Scan chains, logic analyzers**
[Whetsel 1991, Abramovici 2006, Dahlgren 2003]
 - Limited observability
 - Large manual effort
 - **Processor-core specific debugging**
[Park 2009]
 - Limited areas of chip
 - Limited time to catch bug
 - **Deterministic replay**
[Gao 2009, Li 2010, Yang 2008]
 - HW/performance overhead
 - Perturbation may prevent bug manifestation
-

BPS: “Bug Positioning System”


- Localize failures
 - Time (cycle) and space (signals)
- Tolerate non-repeatable executions
 - Statistical approach
- Scalable, adaptable to many HW subsystems




Signatures




- Goal: summarize signal value
- Encodings (hamming, CRC, etc.)
 - Large hardware
 - Small change in input -> large change in output
- Counting schemes (time@1, toggles)




Statistical approach



traditional debugging



statistical debugging




distribution of
signature values:
same test can yield
different results



time@1

window size


Signatures for statistical approach




- Characterize populations of signatures
- Statistical separation between noise and bug



Signature hardware




- Measure `time@1`
- Use custom hardware or reuse existing debug infrastructure





BPS: “Bug Positioning System”

1. Hardware logging
2. Software post-analysis





Bug band model




behavior of 1 signal from the MEM stage of a 5-stage pipeline processor

SW post-analysis



Experimental setup



Signal Localization

bug signal not observable

	PCX gnt SA	Xbar elect	BR fxn	MMU fxn	PCX atm SA	Bugs		MCU combo	MMU combo	EXU elect
						PCX fxn	Xbar combo			
blimp_rand	v+	v	v	v	v+	v+	v+	f.n.	v+	f.n.
fp_addsub	n.b.	f.p.	v	v	v	v+	f.p.	n.b.	v+	f.p.
fp_muldiv	n.b.	f.p.	v	v	v	v+	f.p.	f.p.	v+	f.p.
isa2_basic	n.b.	f.n.	v	n.b.	v+	v+	v+	v+	n.b.	f.n.
isa3_asr_pr	n.b.	v	v	f.n.	v+	v	v+	v+	v	v
isa3_window	n.b.	v	v	n.b.	v+	v	f.n.	f.n.	n.b.	v
ldst_sync	n.b.	v+	v	v	v+	v+	v+	v+	v+	n.b.
mpgen_smc	n.b.	v+	v	v	v+	v+	v+	v+	v+	v+
n2_lsu_asl	n.b.	f.n.	v	f.n.	v+	v+	v+	v+	v+	n.b.
tlu_rand	n.b.	v+	v	v	v+	v+	v+	v+	v+	v+

Testcases

n.b. no bug v found v+ exact signal f.p. false pos. f.n. false neg. 15

Signal Localization

3 noisy signals
excited by floating
point benchmarks

Testcases

	PCX gnt SA	Xbar elect	BR fxn	MMU fxn	PCX atm SA	Bugs		MCU combo	MMU combo	EXU elect
						PCX fxn	Xbar combo			
blimp_rand	v+	v	v	v	v+	v+	v+	f.n.	v+	f.n.
fp_addsub	n.b.	f.p.	v	v	v	v+	f.p.	n.b.	v+	f.p.
fp_muldiv	n.b.	f.p.	v	v	v	v+	f.p.	f.p.	v+	f.p.
isa2_basic	n.b.	f.n.	v	n.b.	v+	v+	v+	v+	n.b.	f.n.
isa3_asr_pr	n.b.	v	v	f.n.	v+	v	v+	v+	v	v
isa3_window	n.b.	v	v	n.b.	v+	v	f.n.	f.n.	n.b.	v
ldst_sync	n.b.	v+	v	v	v+	v+	v+	v+	v+	n.b.
mpgen_smc	n.b.	v+	v	v	v+	v+	v+	v+	v+	v+
n2_lsu_asl	n.b.	f.n.	v	f.n.	v+	v+	v+	v+	v+	n.b.
tlu_rand	n.b.	v+	v	v	v+	v+	v+	v+	v+	v+

n.b. no bug v found v+ exact signal f.p. false pos. f.n. false neg. 16

Signal Localization


wider effects,
easier to catch

Testcases


	Bugs									
	PCX gnt SA	Xbar elect	BR fxn	MMU fxn	PCX atm SA	PCX fxn	Xbar combo	MCU combo	MMU combo	EXU elect
blimp_rand	v+	v	v	v	v+	v+	v+	f.n.	v+	f.n.
fp_addsub	n.b.	f.p.	v	v	v	v+	f.p.	n.b.	v+	f.p.
fp_muldiv	n.b.	f.p.	v	v	v	v+	f.p.	f.p.	v+	f.p.
isa2_basic	n.b.	f.n.	v	n.b.	v+	v+	v+	v+	n.b.	f.n.
isa3_asr_pr	n.b.	v	v	f.n.	v+	v	v+	v+	v	v
isa3_window	n.b.	v	v	n.b.	v+	v	f.n.	f.n.	n.b.	v
ldst_sync	n.b.	v+	v	v	v+	v+	v+	v+	v+	n.b.
mpgen_smc	n.b.	v+	v	v	v+	v+	v+	v+	v+	v+
n2_lsu_asl	n.b.	f.n.	v	f.n.	v+	v+	v+	v+	v+	n.b.
tlu_rand	n.b.	v+	v	v	v+	v+	v+	v+	v+	v+

n.b. no bug v found v+ exact signal f.p. false pos. f.n. false neg. 17


Time to detect bug



Number of signals detected




Threshold selection



Area overhead

- Option 1: reuse existing debug structures
- Option 2: add counters and memory buffer
 - Record a few signals at a time
 - 11KB for 100 signals x 100 windows @9bit precision
 - 1.35mm² with 65nm library
 - **0.4% of OpenSPARC**



Conclusions

- BPS automatically localizes **bug time and location**
- Leverages a **statistical approach** to tolerate noise
- Effective for a **variety of bugs**: functional, electrical and manufacturing
 - 1,273 cycles, 75 signals on average